IN ROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER

11097533

PUBLICATION DATE

09-04-99

APPLICATION DATE

22-09-97

APPLICATION NUMBER

09256424

APPLICANT: HITACHI LTD;

INVENTOR: OKADA NOBUSUKE;

INT.CL.


: H01L 21/768 H01L 21/316

TITLE

: SEMICONDUCTOR INTEGRATED

CIRCUIT AND MANUFACTURE

THEREFOR



ABSTRACT: PROBLEM TO BE SOLVED: To perform filling by the film of a low dielectric constant, high reliabil ity and high productivity so as to reduce the capacity of a groove part between the wirings of a wiring pattern in an inter-layer insulation film for the multi- layer wiring of VLSI and to accelerate the operation speed of a semiconductor device.

> SOLUTION: An inter-layer insulation film is turned to the three-layer structure of a fine and high quality silicon oxide film (SiO₂) 41, a porous silicon oxide film (SiOx; x<2)42 and the fine and high quality silicon oxide film (SiO₂) 43. Continuous film formation is made possible just by changing the process conditions of a high density plasma CVD method, planarization is performed by applying CMP(ultraprecise chemical and mechanical polishing).

COPYRIGHT: (C) JPO